情報処理学会 第76回全国大会講演要旨

The hardware resource of FPGA devices is very expensive for embedded system components like soft processors. In this paper, we propose the uncommon usage of reset signals for FPGA area reduction considering FPGA primitive components. We evaluate the method with a very small processor.